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A portable readout system for silicon microstrip sensors is 
currently being developed. This system uses a front-end 
readout chip, which was developed for the LHC experiments. 
The system will be used to investigate the main properties of 
this type of sensors and their future applications. 
 The system is divided in two parts: a daughter board and 
a mother board. The first one is a small board which contains 
two readout chips and has fan-ins and sensor support to 
interface the sensors. The last one is intended to process the 
analogue data that comes from the readout chips and from 
external trigger signals, to control the whole system and to 
communicate with a PC via USB. The core of this board is a 
FPGA that controls the readout chips, a 10 bit ADC, an 
integrated TDC and an USB controller. This board also 
contains the analogue electronics to process the data that 
comes from the readout chips. There is also provision for an 
external trigger input (e.g. scintillator trigger) and a 
'synchronised' trigger output for pulsing an external 
excitation source (e.g. laser system). 
I. INTRODUCTION 
There is a need of studying the main properties of highly 
irradiated microstrip silicon sensors since this type of 
detectors are used at the LHC experiments. Also as a higher 
luminosity is intended to be achieved at SLHC experiments, 
it would be an advantage to be able to predict the behaviour 
of this kind of sensors under certain circumstances (as the 
irradiation dose). Among these properties, the collected 
charge when a charged particle crosses the detector is 
important for knowing the performance of the detector. At 
the present time, it is difficult to carry out valuable 
measurements of the collected charge in microstrip silicon 
sensors due to different reasons. One of these reasons is that a 
custom and expensive laboratory set up is needed. Another 
one is that since different equipments are used depending on 
the laboratory facility, the measurements obtained are often 
not comparable. Finally, this type of sensors may have 
hundreds of channels for reading. 
On the other hand, it would be interesting to test this kind 
of detectors with an electronic system as similar as possible 
to those used at the LHC experiments. Therefore, a front-end 
readout chip used at the LHC experiments should be used. 
An analogue measurement of the pulse shape with this kind 
of readout chips would be particularly interesting because it 
would allow to carry out more reliable charge collection 
research than with a binary measurement. 
For generating the charged particles in a laboratory, two 
main setups are usually used. Firstly, a radioactive source 
setup can be used. In this setup, the charged particles are 
generated randomly so a scintillator and a photomultiplier are 
necessary following the detector to generate a signal which 
will inform when a charged particle has crossed the sensor. 
Secondly, a laser setup can be used. In this setup, a laser light 
is generated exciting a laser source with a pulsed signal. In 
this case, the same signal used for exciting the laser source 
can be used as a trigger signal. This kind of setup has already 
been used for ATLAS SCT End Cap Modules as can be seen 
in [1].  
Taking into account what has been expounded previously, 
it seems clear that an electronic system which could carry out 
an analogue measurement by means of a front end readout 
chip, as those used at LHC experiments, with a laser setup 
and a radioactive source setup is needed. The main goal is 
reconstructing the analogue pulse shape at the readout chip 
front end with the highest fidelity. 
In order to fulfil these requirements the system must have 
a particular characteristics. First, it will be compact and 
portable. Second,  the system will have its own supply 
system. Third, it will be communicated with a PC via USB, 
which will store and will process the data acquired. Fourth,  
the system will be controlled from a PC software application 
in communication with a FPGA which will interpret and will 
execute the orders. Fifth, the system will be used with two 
different laboratory setups so it will have an external trigger 
input, from one or two photomultipliers (radioactive source), 
and an external trigger output for pulsing an external 
excitation source (laser system). Finally, this system will 
contain two front-end readout chips to acquire the detector 
signals.  
II. SYSTEM ARCHITECTURE 
The system will have two main parts, a hardware part and 
a software part. The hardware part will acquire the microstrip 
silicon sensor signals, from an external trigger input or a 
synchronised external trigger output, and will process the 
data in order to be stored in a PC or laptop.  
For dealing with this, the hardware block will be a dual 
board based system. There will be a mother board which is 
intended to process the analogue data that comes from the 
readout chips, to process the trigger input signal in case of 
radioactive source setup or to generate a trigger signal if a 
laser setup is used, to control the whole system and to 
communicate with a PC via USB. The daughter board will be 
a small board which will contain two Beetle readout chips [2] 
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and will have fan-ins and detector support to interface the 
sensors. As it has been stated previously, the hardware part 
will be divided into two boards because the detectors will be 
joined to the daughter board and these detectors will be 
exposed to an aggressive environment for the electronic 
devices (for instance, radiation or very low temperatures). 
Both boards will be communicated by ‘twist and flat’ ribbon 
cable for the analogue data signals coming from the Beetle 
chips, slow and fast control digital signals to the Beetle chips, 
a temperature signal as well as the supply level for the Beetle 
chips. The high voltage detector power supply will be 
provided directly to the daughter board. 
Regarding the software part of the system, its function is 
mainly controlling the whole system and processing the data 
acquired from the sensors in order to store it in an adequate 
format file. This format file will be compatible with software 
used for further data analysis. The software will be initially a 
Windows based program. With this program the system will 
be able to be configured and calibrated. Acquisitions with a 
laser setup or a radioactive source setup will be able to be 
carried out as well. Finally, a file output format will be able 
to be chosen among various for a particular purpose. 
III. DAUGHTER BOARD 
As it has been stated previously, the daughter board will 
be a small board with the minimum components needed for 
accommodating two Beetle chips, a temperature sensor and 
the sensors support (fan-ins and power supply). The block 
diagram of the daughter board is shown in figure 1. The main 
components of this board will be two Beetle readout chips 
used to read the detector channel signals. There will be a 
thermistor as close as possible to the detectors in order to 
have a temperature readout on each acquisition as well. The 
analogue signal obtained from this thermistor will be sent to 
the mother board for digital conversion. For the readout chips 
power supply and the buffer power supply, a DC level (3.3V) 
will be sent from the mother board. This supply level will be 
regulated by a low drop out (LDO) linear regulators for 
obtaining the DC supply levels required by the readout chips 
and the buffer stage. 
 
Figure 1: Daughter board block diagram (daisy chain 
configuration). 
A mechanical connection system and fan-ins will be 
provided for connecting the detectors. Regarding the detector 
high voltage power supply (up to 1000 V approx.), it will be 
supplied directly to the daughter board. This supply signal is 
a low current signal. There will be decoupling stage will for 
this supply prior to the detector. This decoupling stage will 
be composed of a RC filter. 
The daughter board ground scheme will be very important 
for the final behaviour of the system, particularly the 
reliability of the data acquired. There will be three different 
grounds: analogue ground, digital ground and detector 
ground. Analogue ground and digital ground for the Beetle 
chip will be split but with the provision of being able to link 
them. 
The main characteristics of the Beetle readout chip can be 
found on [2]. As a summary, it can be stated that the chip has 
been developed for the LHCb experiment and fulfils the 
requirements of the silicon vertex detector (VELO), the 
silicon tracker and the RICH detectors in case of multi-anode 
photomultiplier readout. It integrates 128 channels with  
charge sensitive amplifiers, shapers and buffers (chip front-
end). A comparator per channel can provide a binary signal. 
There is an analogue pipeline of 187 by 128 cells which is 
operated as a ring buffer. Either the shaper or the comparator 
output is sampled into the analogue pipeline with the clock 
chip frequency (40 MHz). Output stage consists of 128 
charge sensitive amplifiers and  4 multiplexers. The chip has 
two different kind of control: a slow control for configuring 
the chip (I2C interface) and a fast control for clocking, 
resetting, calibrating and reading out (LVDS signal format). 
The output could be analogue or binary through the analogue 
pipeline or digital related to the binary (four adjacent 
comparator channels) via LVDS. 
On this system the Beetle chip analogue output on one 
port will be used. In this case the analogue front-end pulse 
signal is sampled into the pipeline with the frequency of the 
Beetle chip clock which will be fixed to 40 MHz (period of 
25 ns). The peak voltage of the front-end pulse signal is 
proportional to the collected charge at the detector channel 
The peak time this signal is about 25 ns (depending on the 
load capacitance among other parameters) and the remainder 
of the peak voltage after 25 ns is below 30 %. Therefore, a 75 
ns pulse length will be considered in order to reconstruct the 
pulse. Once the pulse has been sampled into the analogue 
pipeline, for reading out a particular position of this pipeline 
will be needed to trigger a signal (TRIGGER) related in time 
with the readout chip clock (CLK). The analogue pipeline 
latency will be fixed to 128, so the TRIGGER signal will 
have to be active 128 CLK cycles (3.2 µs) after a particular 
front-end signal point of interest has been sampled.  
Once (125 ns) the TRIGGER has been activated (at least 
a 25 ns pulse), the readout of the analogue output on one port 
data will start synchronous to CLK. A DATAVALID signal 
will be activated 25 ns before the readout starts and it will be 
deactivated 50 ns before the readout ends. This analogue 
output signal is a multiplexed signal composed of a 16 bits 
header and 128 data channels, whose voltage amplitude will 
correspond to the particular front-end sample). The width of 
each header bit or each channel is 25 ns, so the length of each 
readout frame will be 3.6 µs. The header bits will not be used 
on this system. The readout chip will be operated in a single 
readout scheme, that is, the TRIGGER signal will not be 
activated while a readout is carried out. 
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   Regarding the fast control of the Beetle readout chip, 
three LVDS fast control signals (CLK, TRIGGER and  
DATAVALID) has been already presented. There are two 
more signals that belongs to the LVDS fast control, RESET 
and TESTPULSE. The RESET signal is used for resetting the 
Beetle. The chip’s slow control interface is a standard mode 
I2C slave [3]. The bias settings and various other parameters 
like the trigger latency or the injected test pulse amplitude 
can be controlled by this control. 
The analogue output buffer is a current buffer so the 
analogue output signals are current differential signals.  The 
loop for each signal will be closed with a 100 Ω resistor on 
the daughter board and the voltage over that resistor will be 
the analogue output voltage. These outputs will be buffered at 
the daughter board by means of a differential line driver 
(AD8130, Analog Devices). No line equalization will be 
required at the mother board if the cable is no longer than 10 
m [4]. Finally, the analogue output dynamic range will be in 
the linear area as could be seen on [5]. This will correspond 
to ± 66000 electrons or ± 0.5 V approximately.  
As it has been mentioned before, there will be two Beetle 
chips on the daughter board. The initial idea is daisy chaining 
both chips. It would allow several chips to share the analogue 
output data lines. The daisy chain consist of two signal paths, 
a token path (RTI, RTO) and a return token path (RRTI, 
RRTO). The chip position in the chain has to be configured 
by slow control. However, there is a concern about the 
readout of a second chip starting too early. Therefore, a 
parallel configuration will be considered as well. In this case, 
there will be two different analogue data lines one for each 
Beetle chip, so the analogue processing stages (signal 
conditioning, ADC and ADC control in the FPGA) would be 
duplicated. In both cases, the fast and slow control lines will 
be shared by the Beetle chips. 
 
Figure 2: Mother board block diagram. 
IV. MOTHER BOARD 
The mother board block diagram is shown in figure 2. 
The main component of the system will be a FPGA which 
will implement the logic for controlling the rest of the blocks. 
The signal conditioning block is intended for transforming 
the differential voltage analogue input signal in order to drive 
an oscilloscope, which requires a single ended signal, and an 
analogue to digital converter (ADC), which requires a 
differential input signal shifted signal. First, a differential to 
single ended voltage amplifier with unity gain (AD8130, 
Analog Devices) will be used. The output signal of this block 
will be split in two signals, one will be connected to a unity 
gain buffer (and will be the scope output). The other one will 
be connected to a single ended to differential voltage 
amplifier with unity gain (AD8139, Analog Devices). This 
signal  will be shifted to the ADC mid-range supply voltage 
(1.65 V) on this amplifier. 
The ADC block is composed of a differential RC low 
pass filter for suppressing some of the wideband noise 
associated with high speed amplifiers and an ADC. The ADC  
is a 10 bit flash type with a sampling rate of 40 MHz 
(MAX1448, Maxim IC). The nominal resolution of this ADC 
will be 2 mV because the output will be signed code of 10 
bits (1 bit for sign and 9 bits for data).  This component has 
separate analogue and digital power supply as well as a 
parallel direct interface with the FPGA. The last two blocks 
are intended for a daisy chain configuration and they should 
be duplicated in case of a parallel configuration as well as the 
ADC control in the FPGA. The thermistor signal coming 
from the daughter board will be digitized at the digital 
converter block. This block will be composed of a thermistor 
to digital converter circuit (MAX6682, Maxim IC). It will 
measure the voltage across the thermistor and will produce a 
10 bits plus sign output code. It will have a serial interface 
with the FPGA. 
The Beetle fast control signals will have a LVDS format. 
The FPGA can manage directly with this format but in order 
to protect this component these signals will be buffered with 
two LVDS repeaters, one for the output signals to the 
daughter board (CLK, TESTPULSE, TRIGGER and RESET) 
and another one for the input signals from the daughter board 
(DATAVALID1 and DATAVALID2). Also a common mode 
noise suppressor choke will be provided for each signal. The 
slow control signals (SCL and SDA) will be generated by the 
I2C controller block. This block is just a parallel bus to I2C 
bus controller (PCA9564, Philips Semiconductors) that will 
convert the 8 bits parallel data generated in the FPGA I2C 
protocol. There will be also a memory block on the daughter 
board. This block will have a SDRAM of 128 Mbits 
(MT48LC8M16A2, Micron). The function of this memory 
will be temporally store the digitized data in each acquisition 
either with the radioactive source setup or with the laser setup  
prior to be read by the software. 
In case of the radioactive source setup, a trigger from an 
external source will be generated. This input trigger can come 
from one or two photomultipliers (TRIG IN1 or TRIG IN2) 
or can be positive/ negative pulse up to ±5V or fast negative 
NIM (TRIG PULSE IN). From this inputs, the Trigger 
conditioning block will generate four signals in LVPECL 
indicating if TRIG IN1 or TRIG IN2 is active (with a leading 
edge discriminator), or if a negative or a positive pulse have 
been received on TRIG PULSE IN (with two discriminators). 
The four discriminators will be implemented with two dual 
LVPECL high speed comparators (MAX9601, Maxim IC). 
Four voltage thresholds are needed in this block, two will be 
the discrimination levels for  TRIG IN1 and TRIG IN2, and 
the other will be the discrimination levels for positive and 
negative pulses (TRIG PULSE IN). These voltage thresholds 
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will be programmable by the user and a DAC of 12 bits will 
be used for this (AD5582, Analog Devices). The TDC block 
will be used, for instance, with radioactive source setup since 
the charged particles, and consequently the input trigger 
signals, are generated randomly in this case. This block will 
be composed only of a TDC integrated circuit with a 
resolution better than (TDC-GP1, Acam messelectronic). 
This TDC will measure the time passed between a start signal 
generated every 100 ns (time window for reconstructing an 
75 ns long front end pulse) and a trigger signal generated if 
TRIG IN1 and/or  TRIG IN2 are active, or TRIG PULSE IN 
are active. 
In case of the laser setup, a synchronised trigger signal 
(TRIG OUT) will be generated to drive a laser source so that 
the pulse shape will be able to be reconstructed. For this 
reason a programmable delay circuit (3D7428, Data Delay 
Devices) will be used. With this circuit TRIG OUT will be 
able to be delayed up to 100 ns in 1 ns steps by a 8 bits 
parallel programming code from the FPGA. Following this 
block a 50 Ω driver will be incorporated for driving a pulse 
generator input that will pulse the laser source. For 
communicating with the PC or the laptop a USB block will 
be used. This block will have a USB controller (FT245R, 
FTDI) for USB to FIFO parallel (8 bits) bidirectional data 
transfer. The manufacturer of this controller also supplies the 
software drivers for interfacing the controller on the PC 
software. Three LEDs will be provided to inform about the 
system state to the user. 
The supply system will be centralized on the mother 
board. A DC input level will be generated with an portable 
AC adapter. From this DC level the mother board digital 
levels (1.2 V, 2.5 V and 3.3 V) by means of LDO supply 
regulators. The mother board analogue levels (5 V, -5 V and 
3.3 V) will be generated by a DC-DC converter and LDO 
supply regulators. The daughter board supply level (3.3 V) 
will be generated by a DC-DC converter. 
 
Figure 3: Block diagram of the logic that will be implemented in the 
FPGA   
Regarding the FPGA block, this block will be composed 
of a FPGA (Spartan 3, Xilinx) and all the support for 
programming it (Flash PROM and connector). The FPGA 
will be clocked with a 40 MHz crystal. The main function of 
the FPGA will be implementing all the logic in order to 
control the hardware and to communicate with the PC. The 
block diagram implemented in the FPGA can be seen in 
figure 3. The slow control block will control the parallel bus 
to I2C-bus controller in order to program the Beetle 
configuration registers. The fast control block will generate 
the LVDS output signals (CLK, RESET, TRIGGER, 
TESPULSE) for the Beetle fast control. The TESTPULSE 
will be generated from a calibration signal. The TRIGGER 
signal will be generated from an internal TRIG_L signal (in 
case of laser setup) or from an internal TRIG_IN signal (in 
case of radioactive source setup) taking into account both the 
Beetle analogue pipeline latency and the particular 
synchronization delay.  
The trigger out block will be used for the laser setup and 
it will produce an external trigger signal (TRIG OUT) that 
will be periodic (1KHz) and an internal trigger signal 
(TRIG_L) for the Beetle fast control block. These signals will 
be generated so that, in conjunction with the programmable 
delay circuit, the pulse shape at the Beetle chips front end 
could be sampled in 1ns intervals from its beginning till its 
end.  
The trigger in block will generate an external and internal 
trigger signal (TRIG and TRIG IN, respectively) from signals 
SIN1 and/or SIN2 (discriminated signals from two 
photomultipliers), PPOS (external positive pulse) or PNEG 
(external negative pulse) coming from the trigger 
conditioning block. The coincidence of SIN1 and SIN2, as 
well as which inputs will be used, will be able to be 
programmed. The DAC control block will be related to 
trigger in block. Its function will be to control the DAC that 
will supply the four voltage thresholds for the trigger 
conditioning comparators. The TDC control block will be 
related to trigger in block and DAC control block. Its 
function will be to control the  TDC, which will measure the 
time from a START leading edge signal (100 ns periodic 
signal) to the TRIG leading edge. It will also generate a 
TRIG_R signal (for the Beetle fast trigger control) related in 
time to the TRIG signal when the last will be active. 
The ADC block will control the ADC, will read the 
digitalized data frames when the DATAVALID signal will be 
active and will store these frames in a internal FIFO RAM. 
This block will be duplicated if  a parallel configuration of 
the Beetles chips is needed. The SDRAM control block will 
control the SDRAM. It also will implement the read/write 
data and control interface with the CFSM block. Both the 
digitized data from Beetle chips (256 by 16 bits per two chips 
readout) and the TDC data (32 bits per readout) will be able 
to be stored. The USB control will have to control the USB 
chip and to implement the data input/output and control 
interface with the CFSM. The clock generator block will 
supply the FPGA internal clock signals and the SDRAM 
clock signal. The temperature control block will read the 
digital conversion of the thermistor signal from the digital 
converter by serial interface. The LED control block will 
activate a red LED, yellow LED or green LED depending on 
its input code value. This will be used to show to the user the 
state of the system. 
The CFSM (Central Finite State Machine) block will 
control the system hardware part by interpreting the orders 
that the system software part (PC software) will send by 
USB. Depending on the current state the CFSM will use 
different blocks and it will enable the communication among 
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those blocks. This is the reason why the rest of  blocks are 
not connected to one another but rather they are connected 
only to CFSM. The CFSM main state will be a waiting state. 
When CFSM will be in this state, it will wait for an order 
coming from the PC software (by means of the USB control). 
Depending on the order, CFSM will choose among the rest of 
states as it is shown in figure 4. 
 
Figure 4: Central finite state machine possible states. 
When the system will be powered on or with an external 
reset, the CFSM will go to the reset state prior to the waiting 
state. In this state, all the system will be initialized. After the 
FPGA configuration, the system also will go to this state. 
In the Beetle configuration state, the configuration 
registers of the Beetle chips will be configured by slow 
control. In the calibration state, only after Beetle 
configuration state, the system will be calibrated by the 
Beetle internal test pulse generator, that is, known amplitude 
readouts will be acquired in order to have calibration data. In 
the trigger in configuration state, the DAC voltage thresholds 
will be programmed as well as the trigger inputs scheme will 
be configured. In the laser synchronization state, only after 
Beetle configuration state, the system will be synchronized 
(TRIG OUT and TRIG_L) in such a way that the Beetle front 
end pulse reconstruction can be carried out by delaying the  
TRIG OUT signal 100 ns in 1 ns steps.  
In the laser acquisition state, a hundred of readouts will be 
acquired for each 1ns step that TRIG OUT will be delayed. 
So 10000 readouts will be acquired and stored in the 
SDRAM. The TRIG OUT frequency will be 1 KHz. A 
temperature readout will be acquired and stored in this state 
as well. In the laser reading state, the last laser acquisition 
will be read from the SRAM and data will be sent to PC with 
the temperature data. The SDRAM will be reset. In the RS 
(Radioactive Source) acquisition state, a programmable 
number of readouts will be able to be acquired. For each 
event a Beetle chips readout (256 by 16 bits) and a TDC 
readout (32 bits) will be stored in the SDRAM. Two 
temperature readouts, before and after the acquisition, will be 
stored as well. In the RS reading state, the last RS acquisition 
will be read from SDRAM and data will be sent to PC. 
V. CONCLUSION AND FUTURE WORK. 
A portable readout system for silicon microstrip sensors 
has been presented at block diagram level. The system will 
be divided in a software part and a hardware part. The 
hardware part will be based in a dual board scheme, a 
daughter board and a mother board. This system will use two 
Beetle chips as a readout chips. Also, it will be able to be 
used with a laser setup and a radioactive source setup.  
At the present time, the system is under development. The 
most of blocks of the mother board and some of the FPGA 
have already been designed and simulated. After the design 
will be finished, different blocks of the system will be tested 
with a FPGA development board [6] and custom boards 
which will integrate some of these blocks and will be able to 
be connected to the development board. Design changes will 
be carried out at this point if necessary. Finally, prototypes of 
the daughter board and the mother board will be 
manufactured and tested together. The software part of the 
system will be designed in parallel with the hardware part. A 
reduced version of this software will be used for testing the 
different blocks of the mother board with the development 
board.   
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